



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
-----------------	-------------	----------------------	---------------------	------------------

10/644,399

08/19/2003

Francis X. McKeen

42P15739

7924

8791

7590

01/08/2008

BLAKELY SOKOLOFF TAYLOR & ZAFMAN

1279 OAKMEAD PARKWAY

SUNNYVALE, CA 94085-4040

EXAMINER

DOLLINGER, TONIA LYNN MEONSKE

ART UNIT

PAPER NUMBER

2181

MAIL DATE

DELIVERY MODE

01/08/2008

PAPER

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

## Office Action Summary

Application No.

10/644,399

Applicant(s)

MCKEEN, FRANCIS X.

Examiner

Tonia LM Dollinger

Art Unit

2181

-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --

### Period for Reply

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

### Status

- 1) ☒ Responsive to communication(s) filed on 18 October 2007.
- 2a) ☒ This action is **FINAL**. 2b) ☐ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

### Disposition of Claims

- 4) ☒ Claim(s) 1-20 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 1-20 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

### Application Papers

- 9) ☒ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/ are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

### Priority under 35 U.S.C. § 119

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All b) ☐ Some \* c) ☐ None of:
- ☐ Certified copies of the priority documents have been received.
  - ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  - ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

### Attachment(s)

- |   |   |
|---|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)  | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)  | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input checked="" type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date <u>10/18/2007</u> . | 6) <input type="checkbox"/> Other: _____  |

## DETAILED ACTION

### ***Response to Declaration Filed Under 37 C.F.R. 1.131***

1. The declaration filed under 37 CFR 1.131 has been considered, but is ineffective to overcome the Lee reference for at least the following reasons. The evidence submitted is insufficient to establish diligence from a date prior to the date of reduction to practice of the Lee reference to either a constructive reduction to practice or an actual reduction to practice.

2. MPEP 2138.06 entitled "THE ENTIRE PERIOD DURING WHICH DILIGENCE IS REQUIRED MUST BE ACCOUNTED FOR BY EITHER AFFIRMATIVE ACTS OR ACCEPTABLE EXCUSES" states the following:

*"An applicant must account for the entire period during which diligence is required. Gould v. Schawlow, 363 F.2d 908, 919, 150 USPQ 634, 643 (CCPA 1966) (Merely stating that there were no weeks or months that the invention was not worked on is not enough.); In re Harry, 333 F.2d 920, 923, 142 USPQ 164, 166 (CCPA 1964) (statement that the subject matter "was diligently reduced to practice" is not a showing but a mere pleading). A 2-day period lacking activity has been held to be fatal. In re Mulder, 716 F.2d 1542, 1545, 219 USPQ 189, 193 (Fed. Cir. 1983) (37 CFR 1.131 issue); Fitzgerald v. Arbib, 268 F.2d 763, 766, 122 USPQ 530, 532 (CCPA 1959) (Less than 1 month of inactivity during critical period. Efforts to exploit an invention commercially do not constitute diligence in reducing it to practice. An actual reduction to practice in the case of a*

*design for a three-dimensional article requires that it should be embodied in some structure other than a mere drawing.); Kendall v. Searles, 173 F.2d 986, 993, 81 USPQ 363, 369 (CCPA 1949) (Diligence requires that applicants must be specific as to dates and facts.). The period during which diligence is required must be accounted for by either affirmative acts or acceptable excuses. Rebstock v. Flouret, 191 USPQ 342, 345 (Bd. Pat. Inter. 1975); Rieser v. Williams, 225 F.2d 419, 423, 118 USPQ 96, 100 (CCPA 1958) (Being last to reduce to practice, party cannot prevail unless he has shown that he was first to conceive and that he exercised reasonable diligence during the critical period from just prior to opponent's entry into the field); Griffith v. Kanamaru, 816 F.2d 624, 2 USPQ2d 1361 (Fed. Cir. 1987) (Court generally reviewed cases on excuses for inactivity including vacation extended by ill health and daily job demands, and held lack of university funding and personnel are not acceptable excuses.); Litchfield v. Eigen, 535 F.2d 72, 190 USPQ 113 (CCPA 1976) (budgetary limits and availability of animals for testing not sufficiently described); Morway v. Bondi, 203 F.2d 741, 749, 97 USP 318, 323 (CCPA 1953) (voluntarily laying aside inventive concept in pursuit of other projects is generally not an acceptable excuse although there may be circumstances creating exceptions); Anderson v. Crowther, 152 USPQ 504, 512 (Bd. Pat. Inter. 1965) (preparation of routine periodic reports covering all accomplishments of the laboratory insufficient to show diligence); Wu v. Jucker, 167 USPQ 467, 472-73 (Bd. Pat. Inter. 1968) (applicant improperly allowed test data sheets to accumulate to a sufficient*

*amount to justify interfering with equipment then in use on another project); Tucker v. Natta, 171 USPQ 494,498 (Bd. Pat. Inter. 1971) (“[a]ctivity directed toward the reduction to practice of a genus does not establish, prima facie, diligence toward the reduction to practice of a species embraced by said genus”); Justus v. Appenzeller, 177 USPQ 332, 340-1 (Bd. Pat. Inter. 1971) (Although it is possible that patentee could have reduced the invention to practice in a shorter time by relying on stock items rather than by designing a particular piece of hardware, patentee exercised reasonable diligence to secure the required hardware to actually reduce the invention to practice. “[I]n deciding the question of diligence it is immaterial that the inventor may not have taken the expeditious course....”).*

3. In this case, applicant has failed to prove diligence for each and every day from February 20-August 19, 2003. Applicant has merely submitted a document dated July 2, 2003 in an attempt to prove diligence. Each day from February 20, 2003 to August 19, 2003 must be accounted for in the submitted evidence. Since the document does not prove that Applicant was diligent each day from February 20-August 19, the document fails to prove diligence.

#### ***Information Disclosure Statement***

4. The information disclosure statement filed October 18, 2007 fails to comply with 37 CFR 1.98(a)(2), which requires a legible copy of each cited foreign patent document; each non-patent literature publication or that portion which caused it to be listed; and all

other information or that portion which caused it to be listed. It has been placed in the application file, but the reference cited on the second citation of Foreign Patent Documents has not been considered.

***Specification***

5. Claims 15-20 are objected to because of the following informalities:
- a. The specification is objected to as failing to provide proper antecedent basis for the claimed subject matter. See 37 CFR 1.75(d)(1) and MPEP § 608.01(o). Correction of the following is required: In claims 15-20, line 1, the limitation "computer readable medium" is not described in the specification. Appropriate correction is required.

***Claim Rejections - 35 USC § 101***

6. 35 U.S.C. 101 reads as follows:

Whoever invents or discovers any new and useful process, machine, manufacture, or composition of matter, or any new and useful improvement thereof, may obtain a patent therefor, subject to the conditions and requirements of this title.

7. Claims 15-20 are rejected under 35 U.S.C. 101 because the claimed invention is directed to non-statutory subject matter. In claims 15-20, line 1, the limitation "computer readable medium" is not supported in the specification. With the limitation it appears that applicant may be referring to signal bearing media on page 9, line 14, of the specification. If so then transmission type media (which is not tangible) is included in the limitation (see page 9, line 13) and the claim is not patentable. Examiner suggests changing "computer readable medium" to "computer recordable type media" to be

consistent with the specification on page 9, line 15 and to avoid this 101 rejection.

Appropriate correction is required.

***Claim Rejections - 35 USC § 102***

8. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(e) the invention was described in (1) an application for patent, published under section 122(b), by another filed in the United States before the invention by the applicant for patent or (2) a patent granted on an application for patent by another filed in the United States before the invention by the applicant for patent, except that an international application filed under the treaty defined in section 351(a) shall have the effects for purposes of this subsection of an application filed in the United States only if the international application designated the United States and was published under Article 21(2) of such treaty in the English language.

9. Claims 1-20 are rejected under 35 U.S.C. 102(e) as being anticipated by Lee et al., US Patent 6,996,677 (herein after referred to as Lee).

10. Referring to claim 1, Lee has taught a method, comprising:

a. encountering a function call instruction that calls a called function during program execution (abstract, column 2, lines 29-50, jump routine);

b. saving a return address in a first stack and in a second stack at the same time, the return address containing an instruction to be executed after execution of the called function (abstract, lines 19-22, column 2, lines 29-50, A return address is saved in a first stack and a second stack upon encountering a jump routine.);

c. executing the called function (abstract, column 2, lines 29-50, A jump to subroutine is executed.); and

d. determining if the return address stored in the first stack matches the return address stored in the second stack to provide protection from a buffer overflow attack (abstract, column 2, lines 29-50, first comparator and second comparator).

11. Referring to claim 2, Lee has taught the method of claim 1, as described above, and further comprising generating an exception if the return addresses do not match (abstract, column 2, lines 29-50, An interrupt signal is generated if the addresses are not the same.).

12. Referring to claim 3, Lee has taught the method of claim 2, as described above, and further comprising executing exception handling code if an exception was generated (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, Exception handling software is continually executed by the protection co-processor.).

13. Referring to claim 4, Lee has taught the method of claim 3, as described above, and wherein the exception handling code determines what value to pass to a program pointer based on the return address retrieved from each of the first and second stack (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, When the values retrieved from both stacks are equal, then the program counter is updated with the current return address value, otherwise an exception is generated to pass the correct value to the program counter.).

14. Referring to claim 5, Lee has taught the method of claim 3, as described above, and wherein the exception handling code terminates execution of the program (abstract,



column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, The instruction to move data to the PC register is aborted.).

15. Referring to claim 6, Lee has taught a method, comprising:

- a. processing instructions within a virtual machine (abstract, column 2, lines 29-50, column 5, lines 39-41, A software jump/return routine is executed.);
- b. saving a return address in a first stack and in a second stack at the same time, the return address being an address at which program execution is to resume after execution of a called function (abstract, column 2, lines 29-50);
- c. comparing the return addresses saved in the first and second stack upon execution of the called function (abstract, column 2, lines 29-50, first comparator); and
- d. exiting the virtual machine if the return addresses do not match to provide protection from a buffer overflow attack (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, The instruction to move data to the PC register is aborted.).

16. Referring to claim 7, Lee has taught the method of claim 6, as described above, and further comprising passing control to an exception handler (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18, column 5, lines 38-41, column 6, lines 59-column 7, line 40, An interrupt signal is generated if the addresses are not the same to load the PC register with a correct value.).

17. Referring to claim 8, Lee has taught the method of claim 7, as described above, and wherein the exception handler determines if the return address from the first stack or the return address from the second stack is to be used as a value for an instruction pointer (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, When the values retrieved from both stacks are equal, then the program counter is updated with the current return address value, otherwise an exception is generated to pass the correct value to the program counter.).

18. Referring to claim 9, Lee has taught a method, comprising:

- a. creating first and second stacks for a program during execution of the program (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18, Values for the first and second stacks are created and pushed on the stacks during program execution.);
- b. encountering a function call to a called function (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18, jump to subroutine);
- c. storing data for the called function and a return address in the first stack (abstract, column 2, line 29-column 3, line 15, column 3, line 54-column 4, lines 26, column 4, line 38-column 5, line 18, first stack);
- d. storing the return address in the second stack at the same time as the first stack (abstract, column 2, line 29-column 3, line 15, column 3, line 54-column 4, lines 26, column 4, line 38-column 5, line 18, second stack); and

e. passing control of the program to an exception handler if the return address stored in the first stack does not match the return address stored in the second stack upon execution of the called function to provide protection from a buffer overflow attack (abstract, column 2, line 29-column 3, line 15, column 3, line 54-column 4, lines 26, column 4, line 38-column 5, line 18, When the addresses do not match an exception is generated.).

19. Referring to claim 10, Lee has taught the method of claim 9, as described above, and wherein the exception handler determines if the return address from the first stack, or the return address from the second stack is to be used as a value for an instruction pointer (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, When the values retrieved from both stacks are equal, then the program counter is updated with the current return address value, otherwise an exception is generated to pass the correct value to the program counter.).

20. Referring to claim 11, Lee has taught a processor, comprising:

a. memory management logic to allocate first and second memory locations corresponding to first and second stacks, respectively, when a function call instruction calls to a called function is encountered during program execution (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18, Values for the first and second stacks are created and pushed on the stacks during program execution of jump to subroutines.);

b. function call logic to write a return address to a memory location from the first memory locations and to a memory location from the second memory locations at the same time (abstract, lines 19-22, column 2, lines 29-50, A return address is saved in a first stack and a second stack upon encountering a jump routine.), the return address being an address at which program flow is to resume after execution of the called function (abstract, lines 19-22, column 2, lines 29-50, The return address is loaded into the program counter such that program flow resumes after executing a jump instruction.); and

c. buffer overflow control logic to determine if the return address retrieved from the first memory locations matches the return address retrieved from the second memory locations, upon execution of the called function to provide protection from a buffer overflow attack (abstract, column 2, lines 29-50, first comparator and second comparator).

21. Referring to claim 12, Lee has taught the processor of claim 11, as described above, and wherein the function call logic and the buffer overflow control logic comprises microcode stored within the processor (column 5, lines 39-41).

22. Referring to claim 13, Lee has taught a system, comprising:

a. a memory (Figure 3, element 102); and

b. a processor coupled to the memory (Figure 3, at least elements 101, 140, 142, and 144), the processor comprising memory management logic to allocate first and second memory locations corresponding to first and second stacks, respectively, when a function call instruction that calls a called function is

encountered during program execution (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18, Values for the first and second stacks are created and pushed on the stacks during program execution.);

c. function call logic to write a return address to a memory location from the first memory locations and to a memory location from the second memory locations at the same time (abstract, lines 19-22, column 2, lines 29-50, A return address is saved in a first stack and a second stack upon encountering a jump routine.), the return address being an address at which program flow is to resume after execution of the called function (abstract, lines 19-22, column 2, lines 29-50, The return address is loaded into the program counter such that program flow resumes after executing a jump instruction.); and

d. buffer overflow control logic to determine if the return address retrieved from the first memory locations matches the return address retrieved from the second memory locations, upon execution of the called function to provide protection from a buffer overflow attack (abstract, column 2, lines 29-50, first comparator and second comparator).

23. Referring to claim 14, Lee has taught the system of claim 13, as described above, and wherein the memory management logic, the function call logic, and the buffer overflow control logic comprise microcode stored within the processor (column 5, lines 39-41).

24. Referring to claim 15, Lee has taught a computer readable medium having stored thereon a sequence of instructions which when executed by a processor, cause the processor to perform a method comprising:

- a. encountering a function call instruction that calls a called function during program execution (abstract, column 2, lines 29-50, jump routine);
- b. saving a return address in a first stack and in a second stack at the same time (abstract, lines 19-22, column 2, lines 29-50, A return address is saved in a first stack and a second stack upon encountering a jump routine.), the return address containing an instruction to be executed after execution of the called function (abstract, lines 19-22, column 2, lines 29-50, The return address is loaded into the program counter such that program flow resumes after executing a jump instruction.);
- c. executing the called function (abstract, column 2, lines 29-50, A jump to subroutine is executed.); and
- d. determining if the return address stored in the first stack matches the return address stored in the second stack to provide protection from a buffer overflow attack (abstract, column 2, lines 29-50, first comparator and second comparator).

25. Referring to claim 16, Lee has taught the computer readable medium of claim 15, as described above, and wherein the method further comprises generating an exception if the return addresses do not match (abstract, column 2, lines 29-50, An interrupt signal is generated if the addresses are not the same.).

26. Referring to claim 17, Lee has taught a computer readable medium having stored thereon a sequence of instructions which when executed by a processor, cause the processor to perform a method comprising:

a. processing instructions within a virtual machine (abstract, column 2, lines 29-50, column 5, lines 39-41, A software jump/return routine is executed.);

b. saving a return address in a first stack and in a second stack at the same time (abstract, lines 19-22, column 2, lines 29-50, A return address is saved in a first stack and a second stack upon encountering a jump routine.), the return address being an address at which program execution is to resume after execution of a called function (abstract, lines 19-22, column 2, lines 29-50, The return address is loaded into the program counter such that program flow resumes after executing a jump instruction.);

c. comparing the return addresses saved in the first and second stack upon execution of the called function (abstract, column 2, lines 29-50, first comparator and second comparator); and

d. exiting the virtual machine if the return addresses do not match to provide protection from a buffer overflow attack (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, The instruction to move data to the PC register is aborted.).

27. Referring to claim 18, Lee has taught the computer readable medium of claim 17, as described above, and wherein the method further comprises passing control to an exception handler (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18,

column 5, lines 38-41, column 6, lines 59-column 7, line 40, An interrupt signal is generated if the addresses are not the same to load the PC register with a correct value.).

28. Referring to claim 19, Lee has taught a computer readable medium having stored thereon a sequence of instructions which when executed by a processor, cause the processor to perform a method comprising:

- a. creating first and second stacks for a program during execution of the program (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18, Values for the first and second stacks are created and pushed on the stacks during program execution.);

- b. encountering a function call to a called function (abstract, column 2, lines 29-50, jump routine);

- c. storing data for the called function and a return address in the first stack (abstract, column 2, line 29-column 3, line 15, column 3, line 54-column 4, lines 26, column 4, line 38-column 5, line 18, first stack);

- d. storing the return address in the second stack at the same time as the first stack (abstract, column 2, line 29-column 3, line 15, column 3, line 54-column 4, lines 26, column 4, line 38-column 5, line 18, second stack); and

- e. passing control of the program to an exception handler if the return address stored in the first stack does not match the return address stored in the second stack upon execution of the called function to provide protection from a buffer overflow attack (abstract, column 2, line 29-column 3, line 15, column 3,



line 54-column 4, lines 26, column 4, line 38-column 5, line 18, When the addresses do not match an exception is generated.).

29. Referring to claim 20, Lee has taught the computer readable medium of claim 19, as described above, and wherein the exception handler determines if the return address from the first stack and the return address from the second stack is to be used as a value for an instruction pointer (abstract, column 2, lines 29-50, column 4, line 38-column 5, line 18. column 5, lines 38-41, column 6, lines 59-column 7, line 40, When the values retrieved from both stacks are equal, then the program counter is updated with the current return address value, otherwise an exception is generated to pass the correct value to the program counter.).

### ***Response to Arguments***

30. The arguments submitted all rely on the fact that Lee is not proper prior art. However, since the declaration is ineffective to prove diligence from February 20, 2003 to August 19, 2003, as shown above, Lee is still valid prior art. Therefore the submitted arguments are moot.

### ***Conclusion***

31. This is a Request for Continuation of applicant's earlier Application No. All claims are drawn to the same invention claimed in the earlier application and could have been finally rejected on the grounds and art of record in the next Office action if they had been entered in the earlier application. Accordingly, **THIS ACTION IS MADE FINAL** even though it is a first action in this case. See MPEP § 706.07(b). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

32. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no, however, event will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

33. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tonia LM Dollinger whose telephone number is (571) 272-4170. The examiner can normally be reached on Monday-Friday with first Friday's off.

34. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Alford Kindred can be reached on (571) 272-4037. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

35. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

TLMD

A handwritten signature in cursive script, reading "Tonia L. M. Dollinger".

Tonia L. M. Dollinger  
January 5, 2007